



OPIC  
OFFICE DE LA PROPRIÉTÉ  
INTELLECTUELLE DU CANADA



CIPO  
CANADIAN INTELLECTUAL  
PROPERTY OFFICE

Ottawa Hull K1A 0C9

(21)	(A1)	2,124,771
(22)		1994/05/31
(43)		1995/12/01

(51) INTL.CL.<sup>5</sup> G06F-013/14

(19) (CA) APPLICATION FOR CANADIAN PATENT (12)

(54) Switching Module for Redundant Local Area Network

(72) Wallace, Raymond B. - Canada ;  
Dopplinger, Alexandra M. - Canada ;  
Longbottom, David - Canada ;

(71) Same as inventor

(57) 11 Claims

Notice: This application is as filed and may therefore contain an incomplete specification.



Industrie Canada Industry Canada

3488

Canada

2124771

SWITCHING MODULE FOR REDUNDANT LOCAL AREA NETWORK

Abstract of the Disclosure

A switching module provides connection of a processor to a redundant local area network. Redundant access units monitor the status of a respective local area network. A switch control selects the access unit used by the processor based on the status of each local area network. In particular, two 10BaseT Ethernet LANs are monitored by scanning for respective link beats or data.

SWITCHING MODULE FOR REDUNDANT LOCAL AREA NETWORK

This invention relates to an interface module for a local area network (LAN) and is particularly concerned with modules providing switching between primary and secondary  
5 LANs.

Background to the Invention

Local area networks or LANs are a well known means to interconnect processors to share resources such as file servers and printers and to communicate with other  
10 processors. One such LAN is the 10BaseT Ethernet, an IEEE standard, which runs over twisted pair cable. To improve reliability it is known to use a second or so-called redundant LAN to provide communications in the event of a failure of the primary LAN. The use of a second LAN  
15 requires duplication of LAN interface equipment and LAN addressing.

Summary of the Invention

An object of the present invention is to provide an improved interface module for a local area network.

20 In accordance with an aspect of the present invention there is provided a switching module for redundant local area network comprising: means for connecting the switching module to a pair of links forming a redundant local area network; first access means, for coupling a processor to one  
25 of the links and for providing an indication of status of the link, connected to the means for connecting the switching module; second access means, for coupling the processor to the other of the links and for providing an indication of status of the link, connected to the means for  
30 connecting the switching module; means for connecting the switching module to the processor; and switching means, responsive to indications of status of the links, for selecting one of the access means to effect connection of the processor to one of the links.

35 In accordance with another aspect of the present invention there is provided a switching module for providing access by a processor to redundant local area network

comprising: a first access unit connected to a first local area network to exchange data therewith and to monitor the status thereof; a second access unit connected to a second local area network to exchange data therewith and to monitor the status thereof; and an access unit switch control connected to the first and second access units and the processor to select one of the access units to effect connection of the processor in dependence upon indications of status of the first and second local area networks.

10 In accordance with the present invention the switching module monitors the primary link for the presence of a link beat signal as provided by the 10BaseT standard and automatically switches to a secondary LAN connection when the primary link fails as indicated by the absence of the link beat signal.

#### Brief Description of the Drawings

The present invention will be further understood from the following description with reference to the drawings in which:

20 Fig. 1 illustrates, in a block diagram, a switching module for interfacing a local area network in accordance with an embodiment of the present invention;

Fig. 2 illustrates, in a block diagram, the media access unit (MAU) switch control of Fig. 1;

25 Fig. 3 illustrates the MAU of Fig. 1;

Fig. 4 illustrates in a logic block diagram the logical firmware groupings within the microcontroller (MCU) in the MAU switch control of Fig. 2; and

30 Fig. 5 illustrates the control and status registers of the MAU switch controller of Fig. 2;.

Similar references are used in different figures to denote similar components.

#### Detailed Description

Referring to Fig. 1, there is illustrated a switching module for interfacing a local area network in accordance with an embodiment of the present invention. The interface module 10 comprises first and second media access units

MAU A 12 and MAU B 14 connected to a MAU switch control 16 via lines 18 and 20, respectively. The MAU A 12 and MAU B 14 are connected to a LAN connector 22 via lines 24 and 26, respectively. The MAU switch control 16 is connected to a service processor (not shown in Fig. 1) via an RS-232 control line 28, an attachment unit interface (AUI) line 30 and a connector 31. The connector 31 provides both an RS-232 port for the RS-232 control line 28 and an AUI port for the AUI line 30.

10       The redundant pair of 10BaseT MAUs, MAU A 12 and MAU B 14, each provides the necessary electrical and functional interface between the IEEE 802.3 standard Attachment Interface Unit (AUI) and the LAN unshielded twisted pair Ethernet cable.

15       Referring to Fig. 2, there is illustrated, in a functional block diagram the MAU switch control 16 of Fig. 1. The MAU switch control 16 includes a driver/receiver 32, a microcontroller (MCU) 34, and relays 36. The driver/receiver 32 is connected to the MCU 34 via a serial line 38. The AUI line 30 is connected to relays 36. A control line 40, labeled MAUSEL is connected from the MCU 34 to relays 36. Lines 18 and 20 and connected to relays 36 and MCU 34.

25       Referring to Fig. 3, there is illustrated, in a block diagram, the media access unit (MAU) of Fig. 1. The MAU includes a transceiver (TPEX) 50, a transformer and filter 52 and an EMI inductor 54.

30       The TPEX 50 provides the twisted pair driver and receiver circuits. In a particular embodiment, the transceiver is an AM79C98 twisted pair ethernet transceiver (TPEX) by Advanced Micro Devices. The TPEX 50 identifies a link as being functional if either data packets or link beat pulses are present. LNKBTB and LNKBTB are driven to a logic low level when the links are functional. However, when a link is nonfunctional, the output pins are internally pulled high. The transformer and filter 52 provide impedance matching, EMI filtering and equipment isolation protection.

The EMI inductor 54 provides common and differential mode noise filtering and high current and voltage isolation.

Referring to Fig. 4, there is illustrated, in a logical block diagram, the logical firmware groupings within the microcontroller (MCU) 34 in the MAU switch control 16 of Fig. 2. The MCU 34 includes a UART 62 and three 8-bit registers, two status registers 64 and 66, and one control register 68. The status register 64 holds bits 0 through 7 indicating the state of the command register bits and corresponding to: MAUP, PWRDNA, PWRDNB, TTESTA, TTESTB, SQETTA, SQETTB, and 0. The status register 66 holds bits 0 through 7 indicating the state of the MAU units and corresponding to: MAUSEL, LNKBTB, LNKBTB, 0, RXPOLA, RXPOLB, 0, and 0. The serial line 38 links the UART 62 with the service processor. The UART 62 is connected to the command register 68 via a transmit line 70. Status registers 64 and 66 are connected to the UART 62 via a receive line 72. The MAUSEL bit line 40 provides the MAUSEL bit of status register 66. The service processor can poll the status registers at any time via the serial line 38 and UART 62.

The command register 68 holds bits 0 through 7 corresponding to: MAUP, PWRDNA, PWRDNB, TTESTA, TTESTB, SQETTA, SQETTB, and COMMAND. The service processor can send a command byte to the interface module 10 at any time via the RS-232 line 28, the serial line 38 and UART 62. If the COMMAND bit is set at logic high the contents of the command register are overwritten by the command byte. If the COMMAND bit is set at logic low, indicating a status poll, the contents of the command register are not changed. The interface module 10 responds with a message containing the updated status of the status register. The significance of the bits in the status and command register is described in greater detail hereinbelow in conjunction with Fig. 5.

Referring to Fig. 5, there is illustrated the status and control registers of the microcontroller (MCU) 34 of Fig. 4. The command register 68 holds the bits:

bit 0, MAUP 82; bit 1, PWRDNA 84; bit 2, PWRDNB 86; bit 3, TTESTA 88; bit 4, TTESTB 90; bit 5, SQETTA 92; bit 6, SQETTB 94; and bit 7, COMMAND 96. The most significant bit is the bit 7 COMMAND 96. The value of the COMMAND bit 96

5 indicates the following:

COMMAND = 0 a status poll only, ignore bits 0-6 inclusive,

COMMAND = 1 a command to alter bits 0-6 inclusive to the value written, and the remaining bits have the following meaning:

10

MAUP = 0 Select MAU A as the primary MAU;

MAUP = 1 Select MAU B as the primary MAU;

PWRDNA = 0 Power up MAU A;

15

PWRDNA = 1 Power down MAU A;

PWRDNB = 0 Power up MAU B;

PWRDNB = 1 Power down MAU B.

TTESTA	SQETTA	Function
0	0	Enable MAU A link beat
0	1	Disable MAU A link beat
1	0	MAU A test mode: station
1	1	MAU A test mode: repeater

TTESTB	SQETTB	Function
0	0	Enable MAU B link beat
0	1	Disable MAU B link beat
1	0	MAU B test mode: station
1	1	MAU B test mode: repeater

20 The status register 64 holds bits indicating the state of the command register bits: bit 0, MAUP 102; bit 1, PWRDNA 104; bit 2, PWRDNB 106; bit 3, TTESTA 108; bit 4, TTESTB 110; bit 5, SQETTA 112; bit 6, SQETTB 114; and bit 7, which has a value of 0 in the status register 116.

25 The status register 66 holds bits indicating the state of the MAU units with bit 0, MAUSEL 122; bit 1, LNKBTB 124; bit 2, LNKBTB 126; bit 4, RXPOLA 130; bit 5, RXPOLB 132; bit 6, which has a value of 0 in the status register 134; and

	MAUSEL =	0	MAU A is the active MAU,
		1	MAU B is the active MAU;
5	LNKBTA =	0	LINK A link beat is present,
		1	LINK A link beat is absent;
	LNKBTB =	0	LINK B link beat is present,
		1	LINK B link beat is absent;
	RXPOLA =	0	LINK A polarity is OK,
10		1	LINK A polarity is reversed;
	RXPOLB=	0	LINK B polarity is OK,
		1	LINK B polarity is reversed;

Messages are transmitted at 9600 baud with one stop bit and no parity. A valid message from the service processor interface module consists of three bytes as follows:

where: STX is ASCII character 02.  
ETX is ASCII character 03.

The interface module 10 replies with a four byte message which contains the updated status as follows:

35 STX [Status Register 1] [Status Register 2] ETX (four bytes)  
If bit 7 is not set (COMMAND = 0), the interface module  
10 treats the message as a status poll. The remaining bits



in the Control byte are ignored and the interface module 10 replies with the same four byte status message as above.

If the message from the service processor is invalid, i.e. does not begin with STX and end with ETX, the message is treated as a status poll. The Control byte is ignored and the interface module 10 replies with the four byte status message. Also, if the message from the service processor takes longer than 25 ms (time from reception of STX to reception of ETX) to complete, the interface module 10 times out the message and replies with the four byte status message. To avoid a message timeout, the service processor should send the three bytes consecutively (at 9600 baud, this takes approximately 3 ms).

The interface module 10 automatically sends the four byte status message after a reset and whenever a transition occurs on the LNKBTB or LNKBTB status bits. Reset refers to system reset. This means that the service processor has been reset either by powering off/on the shelf or by performing a software controlled reset of the service processor. The reset state of the Control Register is \$00H.

In operation, MAU 12 and 14 each scan the transmit lines for the presence of data or a periodic test pulse (link beat) as defined by the 10BaseT standard. Transmit line sanity is indicated in the value of LNKBTB and LNKBTB bits. For example, if LNKBTB is logic low, then the A link is operating properly. Conversely, if LNKBTB is logic high, the A Link is not operating properly.

MAUP and MAUSEL bits define which MAU is primary and which MAU is selected. On power-up, the A link is automatically defined as the primary link. The A link is then selected by the MAUSEL bit to be active by causing relays 36 to transfer AUI signals to MAU A 12. If any part of the primary link fails, the MAUSEL bit is automatically changed and the secondary MAU (if healthy) becomes active without software intervention by causing relays 36 to transfer AUI signals to MAU B 14. After the primary link is

repaired, switching back to the primary link depends upon the status of the LNKBTB and LNKBTB bits, and on how the service processor sets the MAUP bit.

For example:

- 5           a) Assume that the A link is primary, but has failed and that the B link is active. The service processor is automatically informed of the failed primary link via a message from the interface module. If the A link recovers, the MAUSEL bit is automatically changed to revert back to
- 10   the A link (because the A link is the primary link). However, if the service processor, under software control, does not want to switch back to the A link, the service processor can change the MAUP bit to select the B link as the primary link.
- 15           b) Link selection is as follows: if the primary link (as defined by the MAUP bit) is healthy or if both links have failed, then the primary link is selected. The secondary link is selected only if the primary link has failed and the secondary link is healthy.
- 20           c) A healthy link is one in which the MAU for that link is powered up and the link beat is present. For example, for Link A to be deemed healthy, MAU A must be powered up and LINKBTA must be logic low.
- 25           The service processor, under software control, can power down or up MAU 12 and 14 independently. The service processor changes the PWRDNx bit to a logic high to power down the desired MAU, or to a logic low to power up the desired MAU. This allows the service processor to override automatic MAU switching and force selection of a particular
- 30   MAU by powering the other MAU down. For example selection of MAU B is accomplished by powering down MAU A. This feature is useful in a test situation to prevent automatic switching from a failed MAU to a healthy one.
- 35           Similarly, the service processor can, under software control, place either MAU in a test mode as defined by TTESTx and SQETTx bits. TTESTx enables (when logic high) the test modes for MAUX. Similarly, SQETTx defines one of

two possible test modes: station MAU mode (logic low), and repeater MAU mode (logic high). In station MAU mode, the MAU transfers data independently from the AUI to the LAN link 22. In repeater mode, data from the AUI is looped back  
5 onto the AUI, and likewise on the LAN link side. When TTESTx is logic low (test mode disabled), the SQETTx bit must be set low to enable the link beat signal. Thus, normal test operations for each MAU consist of both TTESTx and SQETTx set to logic low.

10 The RXPOLx status bits indicate polarity reversals, that is wiring errors, on MAUx receive circuitry. A logic high indicates a polarity reversal has been detected by the twisted pair Ethernet transceiver (TPEX). TPEX circuitry automatically compensates for polarity reversals.

15 Table A provides the pin assignment for the backplane connector for a particular embodiment. Pins 1-18, Row A are for SCSI connections not shown in the figures. Pins 19-24, Row A and pins 23-32, Row C for RS232 connections not shown in the figures. Pins 25-32 Row A are for the RS-232 port 30  
20 of Figs. 1 and 2. Pins 1-7, Row C are for the AUI bus.

2124771

10

Pin Number	Row A	Row B	Row C
1.			C-
2.			C+
3.			T-
4.			T+
5.			R-
6.			R+
7.			+12VF
25.	TXD4		
26.	RXD4		
27.	RTS4		
28.	TRXC4 not used		
29.	CTS4		
30.	DTR4		
31.	DCD4		
32.	RTXC4 not used		

Table A

Table B provides the pin assignment for the LAN connector 22 for a particular embodiment.

Pin Number	Signal	Output
1.	NC	No connection
2.	+ATX	Transmit + (LAN A)
3.	+ARX	Receive + (LAN A)
4.	NC	No connection
5.	+BTX	Transmit + (LAN B)
6.	+BRX	Receive + (LAN B)
7.	NC	No connection
8.	NC	No connection
9.	-ATX	Transmit - (LAN A)
10.	-ARX	Receive - (LAN A)
11.	NC	No connection
12.	-BTX	Transmit - (LAN B)
13.	-BRX	Receive - (LAN B)
14.	NC	No connection
15.	NC	No connection

5

Table B

Numerous modifications, variations and adaptations may be made to the particular embodiments of the invention described above without departing from the scope of the invention, which is defined in the claims.

10

## WHAT IS CLAIMED IS:

1. A switching module for redundant local area network comprising:

5 means for connecting the switching module to a pair of links forming a redundant local area network;

first access means, for coupling a processor to one of the links and for providing an indication of status of the link, connected to the means for connecting the switching  
10 module;

second access means, for coupling the processor to the other of the links and for providing an indication of status of the link, connected to the means for connecting the switching module;

15 means for connecting the switching module to the processor; and

switching means, responsive to indications of status of the links, for selecting one of the access means to effect connection of the processor to one of the links.

20

2. A switching module as claimed in claim 1 wherein the first access means comprises a media access unit.

3. A switching module as claimed in claim 2 wherein  
25 the second access means comprises a media access unit.

4. A switching module as claimed in claim 3 wherein the switching means includes a plurality of controllable switches and a controller.

30

5. A switching module as claimed in claim 4 wherein the controller includes first and second status registers and a command register for storing, the first status register stores an indication of the status of the command  
35 register, the second status register indicates status of the link and the command register stores a command from the processor.

6. A switching module as claimed in claim 5 wherein the means for connecting the switching module to the processor comprises a serial port.

7. A switching module as claimed in claim 4 wherein the plurality of controllable switches comprise relays.

8. A switching module for providing access by a processor to redundant local area network comprising:

a first access unit connected to a first local area network to exchange data therewith and to monitor the status thereof;

a second access unit connected to a second local area network to exchange data therewith and to monitor the status thereof; and



an access unit switch control connected to the first and second access units and the processor to select one of the access units to effect connection of the processor in dependence upon indications of status of the first and second local area networks.

9. A switching module as claimed in claim 8 wherein the access unit switch control includes a plurality of controllable switches and a controller.

10. A switching module as claimed in claim 9 wherein the controller includes first and second status registers and a command register for storing, the first status register stores an indication of the status of the command register, the second status register indicates status of the link and the command register stores a command from the processor.

11. A switching module as claimed in claim 9 wherein the plurality of controllable switches comprise relays.

Dallas F. Smith,  
Patent Agent for the Applicants.

**Fig. 1****Fig. 4***Dallas F. Smith*






Fig. 2

16




Fig. 3




Fig. 5

Dallas F. Smith

**THIS PAGE BLANK (USPTO)**